

10nm CPI Study for Fine Pitch Flip Chip Attach Process and Substrate

by

Ming-Che Hsieh, Chi-Yuan Chen*, Ian Hsu*, Stanley Lin* and KeonTaek Kang**
Product and Technology Marketing / STATS ChipPAC Pte. Ltd.
10 Ang Mo Kio Street 65, Techpoint #04-08/09, Singapore 569059
*** Package Technology Division / MediaTek, Inc.**
**** Research and Development / STATS ChipPAC Pte. Ltd., Korea**

**Originally published at 5thMicro/Nano-Electronics Packaging & Assembly, Design and
Manufacturing Forum,
Grenoble, France, May 17 – 18, 2017.
Copyright © 2017.**

**By choosing to view this document, you agree to all provisions of the
copyright laws protecting it.**

10nm CPI Study for Fine Pitch Flip Chip Attach Process and Substrate

Ming-Che Hsieh, Chi-Yuan Chen*, Ian Hsu*, Stanley Lin* and KeonTaek Kang**

Product and Technology Marketing / STATS ChipPAC Pte. Ltd.

10 Ang Mo Kio Street 65, Techpoint #04-08/09, Singapore 569059

E-mail: mc.hsieh@statschippac.com

* Package Technology Division / MediaTek, Inc.

** Research and Development / STATS ChipPAC Pte. Ltd., Korea

Abstract

The rapid growth rate of advance technology developments in the semiconductor industry is driving the evolution in emerging markets to satisfy the increasing requirements of higher performance, higher bandwidth and lower power consumption as well as multiple functions in portable and mobile devices. Electronic devices have evolved from a simple communication device to a complicated and highly integrated system with multiple functions required. Moving forward with this trend, packaging semiconductor devices for mobile electronics is more challenging than ever before, pushing smaller form factor package designs and developments in emerging markets. To meet these demands, developments in advanced silicon (Si) nodes, finer bump pitch attach processes as well as finer line width and spacing (LW/LS) substrate manufacturing has become a hot topic in the industry. For example, look at the Si node development status. While 20/16/14nm technology is widely utilized today in mobile applications to pursue the die size reduction, efficiency enhancement and lower power consumption, 10nm technology is receiving increasing attention. Based on the requirements and evolution of mobile applications, package types have migrated from wire bond packaging to flip chip chip scale package (fcCSP) to deliver cleaner power

Figure 2: QTC results through C-SAM inspection in Leg#1.

Figure 3: SEM cross-sectional images in Leg#2 and 3 after QTC60x.

Since package warpage and coplanarity behavior are typically requested to meet Surface Mount Technology (SMT) processes without any issue, maximum warpage of 80 μ m at high temperature (260 C) and maximum coplanarity of 80 μ m specifications are always required in flip chip technology [5, 8]. Figure 4 illustrates the warpage behavior distribution at every temperature read points in this fcCSP, which clearly indicates that all three legs can meet the package warpage specification of less than 80 μ m at every temperature read point and the maximum warpage can be reduced to less than 60 μ m. In addition, through the coplanarity assessment, it is found that all three legs can meet the requirement and with the use of PPG-A will have better coplanarity control, which is shown in Figure 5.

As the flip chip bump pitch become finer, solder bridge risk during the MR chip attach process is always the key issue to be overcome. In order to understand if there is any solder bridge phenomenon occurring during the flip chip assembly process, the confirmation build of 1000 units sample size (with dummy dies) w




Figure 7: Long term package reliability result in 10nm fcCSP with 90μm bump pitch.

3. CPI Study in 60μm Bump Pitch fcCSP

In this section, the QTC test for 10nm ELK backend process daisy-chain die of ~135mm² die size in a 15x15mm fcCSP and a 2-layer ETS substrate (with 80μm prepreg thickness) are performed. The Cu pillar bump technology with fine bump pitch of 60μm with escaped trace and bump height of 55μm is utilized. In order to study the die thickness effect on 10nm ELK performance, die thickness of 65μm and 200μm with Cu pillar bump structure of ~1500μm² UBM is estimated in the QTC test. The fcCSP is with POR chip attach mass reflow process, which is also utilized in 90μm bump pitch evaluations. Through the QTC result that illustrated in Table 3, it is found that all legs failed and can't pass QTC60x specification by using current POR chip attach mass reflow profile. This result shows that the ELK performance is significantly impacted with the design of smaller Cu pillar bump pitch and smaller UBM size. In addition, the ELK performance in fcCSP with 65μm die thickness is illustrated to be better than that with 200μm die thickness. Therefore, the utilization of thinner die thickness is proven to have better ELK performance in QTC evaluations. Moreover, it is also shown that prepreg materials are not the critical factor to impact ELK performance in this 60μm bump pitch QTC estimations.

Table 3: QTC results for 60μm bump pitch evaluation with POR reflow profile.

Leg	Input factor						Die T (μm)	S/s	QTC (-40°C ~ 60°C)							
	Substrate			Bump					0x	10x	20x	30x	40x	50x	60x	
	Supplier	Tech.	PPG	Reflow	pitch (μm)	UBM (μm ²)										Height (μm)
A-1	S	ETS	A	POR	60	~1500	55	65	0/20	8/20	X	X	X	X	X	
A-2			B					65	0/20	7/20	X	X	X	X	X	
A-3			A					200	20/20	X	X	X	X	X	X	X
A-4			B					200	20/20	X	X	X	X	X	X	X

Since the larger UBM size is proven to improve ELK performance [9-10] and the reflow profile is also the critical factor to influence 10nm

ELK performance with 60μm bump pitch technology, Table 4 illustrates the QTC result by adopting 150μm die thickness and larger UBM size of ~2000μm² with different polyimide layer opening (PIO) size as well as a modified reflow profile (MOD) in flip chip assembly process. The major difference of POR and MOD chip attach reflow profile is the cooling rate parameter. The MOD reflow profile is using a lower cooling rate when the temperature is below 220 C as compared to POR reflow profile. Table 4 clearly shows that the ELK performance significantly improved and can pass QTC30x without any failure by utilizing MOD reflow profile but still observe the white bump phenomenon and failure in QTC40x. The C-SAM results of Leg#B-1 and B-2 from T0 to QTC40x are illustrated in Figure 8. To further confirm the failure mode of both legs after QTC40x, the corresponding SEM cross-sectional images are shown in Figure 9. It is indicated that the ELK delamination was found at white bump position (shown in Figure 8) after QTC40x.

Table 4: QTC results for 60μm bump pitch evaluation with modified reflow profile.




Figure 8: QTC results through C-SAM inspection in Leg#B-1 and B-2 (with modified reflow profile).





Figure 9: SEM cross-sectional images in Leg#B-1 and B-2 after QTC40x.

For the purpose of improving ELK performance to pass up to QTC60x in a 10nm fcCSP with 60μm bump pitch, an optimized flip chip attach


reflow profile (OPT) is established. Table 5 shows the corresponding QTC result in a 10nm fcCSP with 200 μ m die thickness. As shown on Table 5, it is found that with the optimized chip attach reflow profile (one-time reflow process), the QTC result can be improved to QTC100x without any failure. The white bump phenomenon is observed when QTC test extends to 150x, which C-SAM result is illustrated in Figure 10(a), Leg#C-1. Furthermore, the server condition of two-times flip chip attach reflow process is also estimated with OPT reflow profile in Leg#C-2, which illustrates that it can pass QTC60x without any ELK failure as well. Figure 10(b) shows the C-SAM result when two-times flip chip attach reflow process is performed and it is indicated that the white bump phenomenon was observed after QTC80x. The failure images of both legs through SEM are shown in Figure 11, which clearly indicates the ELK delamination occurs in the white bump area. Therefore, it is believed that the optimized robust flip chip attach reflow profile established in this section can reduce the risk of ELK damage in the 10nm fcCSP assembly with 60 μ m copper pillar bump pitch technology.

Table 5: QTC results for 60 μ m bump pitch evaluation with optimized reflow profile.

Leg	Reflow Profile	QTC Test Result	Supplier	Notes
B	OPT	1x	60	-2000
C-1	OPT	25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		25	0/25	
		C-2	S	ETS




(a) with one-time reflow




(b) with two-times reflow

Figure 10: QTC results through C-SAM inspection in Leg#C-1 and C-2 (with optimized reflow profile).



(a) Leg#C-1 after QTC150x;



(b) Leg#C-2 after QTC80x

Figure 11: SEM cross-sectional images in Leg#C-1 and C-2 (with optimized reflow profile).

As the flip chip bump pitch is reduced to 60 μ m, the risk of solder bridge during the MR chip attach process will be more challenging, especially when escaped trace design in the substrate. For the purpose of realizing if solder bridge phenomenon exist to cause short issue in this fcCSP, the corner study for different flux cavities during MR chip attach process is estimated. Table 6 illustrates the evaluation result for short confirmation and shows that no bump to trace short has been observed through X-ray insection. Figure 12 illustrates the result of die peel test, which shows the good bump joints after MR chip attach process in this confirmation build for 60 μ m bump pitch evaluation.

Figure 13 illustrates the warpage behavior distribution at every temperature read point in the 10nm fcCSP with 60 μ m bump. In this figure, the corresponding warpage distribution is well within the specification. Moreover, the long term reliability tests of MSL3 pre-condition with uHASt 96 hours, TCB 1000 cycles and HTST 1000 hours are also performed to demonstrate package reliability, as shown in Figure 14. It can be concluded that the 10nm fcCSP with 60 μ m bump pitch passes all reliability test items without any defect observed through T-SAM inspection. Hence, it is believed that the optimized flip chip attach process and methodology examined in this section can guarantee the illustrated 10nm fcCSP (with 60 μ m bump pitch and escaped trace in a 2-layer ETS) assembly yield with less ELK damage risk.

Table 6: Confirmation results for short inspection in 60 μ m bump pitch evaluation

Leg	Input factor				Die T	S/S	Output Response
	Substrate	Flux	Bump				
Leg#1	U04V	200	200	0/200	115	ETS	Y
Leg#2	U04V	200	200	0/200	115	ETS	Y
Leg#3	U04V	200	200	0/200	115	ETS	Y

Figure 12: Result of bump joints inspection for 60µm bump pitch evaluation in die peel test.

Figure 13: Warpage behaviors in a fcCSP with 60µm bump pitch (S/S:10ea in each leg)

Figure 14: SEM